

CFG Gemini

***Release Notes***

**Version: GEMINI-19.07L**

**Revision: 0.0**

**Intel Confidential**

Copyright © 2019, Intel Corporation. All rights reserved.

Intel and the Intel logo are trademarks of Intel Corporation in the U.S. and other countries.

\* Other names and brands may be claimed as the property of others.

This document contains information on products in the design phase of development.

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT, OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS OTHERWISE AGREED IN WRITING BY INTEL, THE INTEL PRODUCTS ARE NOT DESIGNED OR INTENDED FOR ANY APPLICATION IN WHICH THE FAILURE OF THE INTEL PRODUCT COULD CREATE A SITUATION WHERE PERSONAL INJURY OR DEATH MAY OCCUR.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked “reserved” or “undefined.” Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.

The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your Intel account manager or distributor to obtain the latest specifications and before placing your product order.

Copies of documents that have an order number and are referenced in this document or in other Intel literature can be obtained from your Intel account manager or distributor.

CFG Gemini 19.07L Release Notes

About This Document

This document lists the release notes for CFG Gemini. Using CFG NocStudio, users can define NoC architectures, describe specifications and requirements, optimize the NoC design and finally generate the NoC IP files such as RTL, testbench, synthesis scripts, NoC IP documentation etc.

Audience

This document is intended for users of NocStudio:

* NoC Architects
* NoC Designers
* SoC Architects

Prerequisite

Before proceeding, you should generally understand:

* Basics of Network on Chip technology
* AMBA interconnect standards

Related Documents

The following documents can be used as a reference to this document.

* CFG NocStudio Gemini User Manual
* CFG Gemini IP Integration Spec

Customer Support

For technical support about this product and general information, contact CFG Support.

Revision History

|  |  |  |
| --- | --- | --- |
| Revision | Date | Updates |
| 0.0 | Jul 19, 2019 | Initial Version |

Contents

[About This Document 3](#_Toc14367575)

[Audience 3](#_Toc14367576)

[Prerequisite 3](#_Toc14367577)

[Related Documents 3](#_Toc14367578)

[Customer Support 3](#_Toc14367579)

[1 Deliverables 7](#_Toc14367580)

[2 Installation 8](#_Toc14367581)

[2.1 Licensing 8](#_Toc14367582)

[2.2 Deliverables / Tarball set 8](#_Toc14367583)

[3 Feature Updates 10](#_Toc14367584)

[3.1 GUI Enhancements 10](#_Toc14367585)

[3.2 Single NocStudio release 10](#_Toc14367586)

[3.3 Noc\_registers.xml 10](#_Toc14367587)

[3.4 Trace and Debug feature will be deprecated in 1910 10](#_Toc14367588)

[3.5 Multiple RegBus Support 10](#_Toc14367589)

[3.6 Spyglass CDC 10](#_Toc14367590)

[3.7 UPF 2.0 11](#_Toc14367591)

[3.8 Security Interrupt Changes 11](#_Toc14367592)

[3.9 User defined time unit for SDC Contstraints 11](#_Toc14367593)

[3.10 Mem\_in & mem\_out\_width support 11](#_Toc14367594)

[3.11 Configurable Slave Block feature complete 11](#_Toc14367595)

[3.12 Single Poison bit in LLC 11](#_Toc14367596)

[3.13 Stamping Enhancement 11](#_Toc14367597)

[3.14 MODELING API and PA-Ultra compatibility Enhancement 12](#_Toc14367598)

[4 Hot Fixes 13](#_Toc14367599)

[4.1 Clock Gating Signal Propagation for ILDC 13](#_Toc14367600)

[4.2 Pipeline Location in DEF File 13](#_Toc14367601)

[4.3 GUI fixes 13](#_Toc14367602)

[5 EDA Tool Compatibility 14](#_Toc14367603)

[6 Errata 15](#_Toc14367604)

[6.1 Stamping Restriction 15](#_Toc14367605)

[6.2 UPF support 15](#_Toc14367606)

[7 Changes to Commands and Properties 16](#_Toc14367607)

[7.1 Command Changes 16](#_Toc14367608)

[7.2 Default Property Changes 16](#_Toc14367609)

[7.3 Mesh Property Changes 18](#_Toc14367610)

[7.4 Bridge Property Changes 18](#_Toc14367611)

[7.5 Host Property Changes 18](#_Toc14367612)

[7.6 Interface Property Changes 21](#_Toc14367613)

[7.7 Link Property Changes 21](#_Toc14367614)

[7.8 Router Property Changes 21](#_Toc14367615)

[7.9 VC Property Changes 21](#_Toc14367616)

[7.10 CSB Storage Property Changes 21](#_Toc14367617)

# Deliverables

* CFG NocStudio Package contains N7 version of the tool supporting 16 layers and 256 bridges.
* NocStudio executable with interactive GUI.
* Verification checkers to be used in the DV environment.
* Sanity Test Bench.
* Documentation
  1. NocStudio User Manual: The User Guide describes how to set up a system using NocStudio and how to use it to generate CFG IP.
  2. IP Integration Spec: The Integration Manual describes how to integrate a configured network into a larger subsystem.
  3. Technical Reference Manual: The Technical Reference Manual describes how the functionality of the various NoC elements, the features and functions available, and how to dynamically change the functions using the programmer’s mode.

# Installation

## Licensing

NocStudio uses FlexLM based licensing hosted by Intel Central Licensing group using two dedicated license servers: one in Santa Clara and the other is located in Israel.

In addition to LM\_PROJECT, a linux environmental variable *NETSPD\_LICENSE\_FILE* shall be set as shown below in order to access the licenses. The LM\_PROJECT is essential for users not to check out the wrong combination of license features by accident.

setenv NETSPD\_LICENSE\_FILE [7010@netspeed01p.elic.intel.com:7010@netspeed02p.elic.intel.com](mailto:7010@netspeed01p.elic.intel.com:7010@netspeed02p.elic.intel.com)

For teams without LM\_PROJECT defined, a node-locked license file may be issued. Simply copy over the license file under NocStudio installation directory and renamed it as “license.dat”. If the license file resides in a separated folder, user may set environment variable *LM\_LICENSE\_FILE* before opening NocStudio.

## Deliverables / Tarball set

The CFG IPs and their configuration tool NocStudio have been packaged individually for maximum flexibility allowing mix and match. Each release is tagged with <yy><mm> where yy is the last 2 digits of the year and mm is the month in integer. As an example, release in Jan 2019 will be referenced as 1901 release. Un-tar all individual tarballs delivered as part of the tarball set using the command below.

linux% tar zxvf <tarball\_name>.tar.gz

Here is a snippet of tarball set in 1907L release: netspeed-<release>.<package>.tar.gz

**Tarball name Description Category**

netspeed-1907L.tar.gz NocStudio Base  
netspeed-1907L.cruxpkg.tar.gz Crux IP package (non-AMBA) NSIP IP

netspeed-1907L.orionpkg.tar.gz Orion IP package AMBA IP  
netspeed-1907L.geminipkg.tar.gz Gemini IP package AMBA IP  
netspeed-1907L.pegasuspkg.tar.gz Pegasus IP package AMBA IP

netspeed-1907L.ocppkg.tar.gz OCP support package Connectivity  
netspeed-1907L.daupkg.tar.gz Deadlock Avoidance Unit System

netspeed-1907L.syscpkg.tar.gz SysC (PA) support package Flow

netspeed-1907L.cpp61pkg.tar.gz C++ Modeling API support Flow  
package for gcc 6.1

**Note**:  
The release makes use of Qt libraries covered under LGPL: <http://qt-project.org/downloads>

# Feature Updates

## GUI Enhancements

In this release, a few GUI enhancements have been implemented for ease of access, as follows:

* Double-clicking on a layer performs fit-view for that layer. Double-clicking again returns to the default view.
* GUI “File” menu now lists the history of the recent config files sourced by NocStudio.

## Single NocStudio release

In this release, CFG has merged traditional NocStudio (Orion, Gemini and Crux) and SCF NocStudio into a single birary. The license key feature “*SCF”* and NocStudio command “enter\_scf\_mode” enables the corresponding product features for Intel specific CMS, CRS, SBO, CHA and so on. A separated license “COREKIT” can be enabled to generate Collage compatible corekit collaterals for server SOC project.

## Noc\_registers.xml

In this release, in addition to standard noc\_registers.csv and noc\_reference\_manual.html, NocStudio also generates the NOC Registers in XML which is easier for RDL conversion.

## Trace and Debug feature will be deprecated in 1910

In order to support CFG long term strategy to be compliant with Intel chassis, PMON, VISA .. etc strategy, Trace Probe will no longer be supported in next 1910 release and onwards. For existing AMBA based design, please explore UltraSOC, ARM or any externally available 3rd party tools for coreSight support.

## Multiple RegBus Support

In this release, NocStudio supports multiple RegBus layers in a design. During new\_mesh creation, user can specify the number of regbus layers in addition to NOC layers. Use *set\_node\_regbus\_layer* to specify all nodes to be included in a specific regbus layer.

## Spyglass CDC

In this release, a “cdc” folder has been created by NocStudio during “gen\_ip” to provide preliminary support for CDC waiver file which allows user to invoke Spyglass flow and get an abstract model.

## UPF 2.0

In this release, NocStudio generates UPF 2.0 for low-power designs. CFG plans to deprecate UPF 1.0 support so customer should migrate to UPF 2.0 based flow as soon as possible. Please contact CFG Support for more details.

## Security Interrupt Changes

In this release, in addition to existing combined, per-module interrupt options, NocStudio allows users to enable separate security interrupt(s) only for security (firewall) violation purpose. Please refer to Technical Reference Manaul Interrupt section for details.

## User defined time unit for SDC Contstraints

Due to library implementation difference, new default property “*prop\_default sdc\_time\_unit [ps|ns]* is now supported for NocStudio to generate SDC constraints in “ns” or “ps” time unit. For compatibility purpose, the prop defaults to “ns”.

## Mem\_in & mem\_out\_width support

The feature allows users to configure mem\_in\_width and mem\_out\_width on NOC embedded memory or regfiles up to 4096 bits wide. This property range enhancement applies to bridge reorder buffer, CCC prefetch buffer, DAU, IOSB and LLC buffer memory.

## Configurable Slave Block feature complete

CFG has completed all intended feature for Configuarble Slave Block in this release and will transition to maintenance mode.

## Single Poison bit in LLC

The feature allows user to specify 1 poison bit for every 256 bits of data instead 4–bits in prior releases. A new property “*P\_LLC\_SINGLE\_BIT\_POISON*” has been added, please refer to NocStudio help manual for details.

## Stamping Enhancement

In this release, node-stamping flow has been enhanced to support for low-power and ILDC (In-Link Domain Crosser) based designs with limitations. New naming support for user to specify pipeline stages separately on data link and credit link has been added. Please refer to Technical Reference Manual Stamping Support chapter for details.

## MODELING API and PA-Ultra compatibility Enhancement

In this release, the NOC modeling API has been enahanced to support unique AID and QoS override enabled design.

# Hot Fixes

## Clock Gating Signal Propagation for ILDC

An issue with the clock gating signal *cg\_busy* not propagating through the ILDC has been corrected.  Without this fix, the NOC may miss clock gating opportunity, resulting higher power consumption.

## Pipeline Location in DEF File

A mis-calculated pipeline location in DEF files has been corrected. On any link spanning long distance, the pipeline modules in the DEF file should be placed uniformly across in this release.

## GUI fixes

* The show\_latency related to SIB on latency breakdown has been corrected.
* An issue with bandwidth report when there is partial transfer has been corrected.

# EDA Tool Compatibility

* Cadence EDA tools were used for verification and synthesis of this product.
* Xcelium 19.03-s003
* Design Compiler RTL Synthesis N-2017.09-SP3
* HAL Linting tool 15.20.027
* Conformal 16.20.s240
* Compatibility testing has been done with VCS N-2017.12-SP2-4.
* For Platform Architrect, used GCC version is gcc-6.1.0a. (Backward compatible upto gcc-5.2.0-64)
* Please refer to IP Integration specification to enable/disable specific CFG checker in order to resolve or workaround any verification related issues, if any.

Contact your CFG or Synopsys support team for assistance.

# Errata

## Stamping Restriction

Node-stamping doesn’t support user inserted pipeline stages between the regbus layer router and regbus ring slave. Please contact CFG support if your design requires such configuration options.

## UPF support

UPF 2.0 support for VCLP is limited to single NOC design. There is known issue in UPF 1.0 flow in this release, please contact CFG support for designs can’t migrate to to UPF 2.0.

# Changes to Commands and Properties

## Command Changes

None

## Default Property Changes

|  |  |  |
| --- | --- | --- |
| **Property Name** | **Default Value** | **Comment** |
| cc\_pfb\_memory\_in\_width | 0 | This property applies to CCC and ICCC hosts. The number of info bits needed as input to the regfiles in the prefetch buffer. |
| cc\_pfb\_memory\_out\_width | 0 | This property applies to CCC and ICCC hosts. The number of info bits needed as output from the regfiles in the prefetch buffer. |
| axi4m\_ar\_rob\_memory\_in\_width | 0 | This property sets the number of info bits needed as input to the regfiles in the read reorder buffers. |
| axi4m\_ar\_rob\_memory\_out\_width | 0 | This property sets the number of info bits needed as output from the regfiles in the read reorder buffers. |
| iocb\_slave\_port\_wr\_buffer\_memory\_in\_width | 0 | This property applies to IOCB hosts. The number of info bits needed as input to the regfiles in the IOCB slave port write buffer. |
| iocb\_master\_port\_rd\_buffer\_memory\_in\_width | 0 | This property applies to IOCB hosts. The number of info bits needed as input to the regfiles in the IOCB master port read buffer. |
| iocb\_master\_port\_rd\_buffer\_memory\_out\_width | 0 | This property sets the number of info bits needed as output from the regfiles in the IOCB master port read buffer. |
| iocb\_slave\_port\_wr\_buffer\_memory\_out\_width | 0 | This property sets the number of info bits needed as output from the regfiles in the IOCB slave port write buffer. |
| llc\_master\_port\_wr\_buffer\_memory\_in\_width | 0 | This property sets the number of info bits needed as input to the regfiles in the LLC/ICCC master port write reorder buffer. |
| llc\_master\_port\_wr\_buffer\_memory\_out\_width | 0 | This property sets the number of info bits needed as output from the regfiles in the LLC/ICCC master port write reorder buffer. |
| llc\_slave\_port2\_rd\_buffer\_memory\_in\_width | 0 | This property is available on all LLC hosts that have an llcs2 bridge. The number of info bits needed as input to the regfiles in the LLC second slave port read reorder buffer. |
| llc\_slave\_port2\_rd\_buffer\_memory\_out\_width | 0 | This property is available on all LLC hosts that have an llcs2 bridge. The number of info bits needed as output from the regfiles in the LLC second slave port read reorder buffer. |
| llc\_slave\_port\_rd\_buffer\_memory\_in\_width | 0 | This property is available on all LLC and ICCC hosts that have an llcs bridge. The number of info bits needed as input to the regfiles in the LLC slave port read reorder buffer. |
| llc\_slave\_port\_rd\_buffer\_memory\_out\_width | 0 | This property is available on all LLC and ICCC hosts that have an llcs bridge. The number of info bits needed as output from the regfiles in the LLC slave port read reorder buffer. |
| arbitration\_mode | Static | This property is used to control the type of arbitration used for the output port of the bridge/router. |
| compress\_strap\_enable | No | This property when enabled sets the Strap drivevalue ports to local. config\_strap\_id command is used as mux to pass values. |
| tcl\_print\_mode | Warn-only | This property enables printing all warning messages in tcl mode. |

## Mesh Property Changes

|  |  |  |
| --- | --- | --- |
| **Property Name** | **Default Value** | **Comment** |
| security\_interrupt\_enable | no | This property is used to expose/tie-off a security interrupt signal from all modules. |
| cc\_mbox\_support | yes | This property if set to yes, a MBOX is required when there is one or more IDI agent. |

## Bridge Property Changes

|  |  |  |
| --- | --- | --- |
| **Property Name** | **Default Value** | **Comment** |
| sim\_aid\_enable | no | Deprecated |
| axi4m\_ar\_rob\_memory\_in\_width | 0 | This property sets the number of info bits needed as input to the regfiles in the read reorder buffers. |
| axi4m\_ar\_rob\_memory\_out\_width | 0 | This property sets the number of info bits needed as output from the regfiles in the read reorder buffers. |
| arbitration\_mode | static | This property is used to control the type of arbitration used for the output port of the bridge. |
| ocp\_posted\_wr\_earlyrsp\_enable | no | This property if yes, posted writes with early response are enabled on this master bridge. |

## Host Property Changes

|  |  |  |
| --- | --- | --- |
| **Property Name** | **Default Value** | **Comment** |
| cc\_mem0\_in\_width | 0 | This property applies to CCC and ICCC hosts. The number of info bits needed as input to the ram in mem0. |
| cc\_mem0\_out\_width | 0 | This property applies to CCC and ICCC hosts. The number of info bits needed as output from the ram in mem0. |
| cc\_mem1\_in\_width | 0 | This property applies to CCC and ICCC hosts. The number of info bits needed as input to the ram in mem1. |
| cc\_mem1\_out\_width | 0 | This property applies to CCC and ICCC hosts. The number of info bits needed as output from the ram in mem1. |
| cc\_pfb\_memory\_in\_width | 0 | This property applies to CCC and ICCC hosts. The number of info bits needed as input to the regfiles in the prefetch buffer. |
| cc\_pfb\_memory\_out\_width | 0 | This property applies to CCC and ICCC hosts. The number of info bits needed as output from the regfiles in the prefetch buffer. |
| llc\_mem\_data\_out\_width | 0 | This property is available on all LLC and ICCC hosts. This property specifies the number of info bits needed as output to the data ram. |
| llc\_mem\_data\_in\_width | 0 | This property is available on all LLC and ICCC hosts. This property specifies the number of info bits needed as input to the data ram. |
| llc\_mem\_tag\_out\_width | 0 | This property is available on all LLC and ICCC hosts. This property specifies the number of info bits needed as output to the tag ram. |
| llc\_mem\_tag\_in\_width | 0 | This property is available on all LLC and ICCC hosts. This property specifies the number of info bits needed as input to the tag ram. |
| llc\_master\_port\_wr\_buffer\_memory\_in\_width | 0 | This property is available on all LLC and ICCC hosts. The number of info bits needed as input to the regfiles in the LLC/ICCC master port write reorder buffer. |
| llc\_master\_port\_wr\_buffer\_memory\_out\_width | 0 | This property is available on all LLC and ICCC hosts. The number of info bits needed as output from the regfiles in the LLC/ICCC master port write reorder buffer. |
| llc\_slave\_port\_rd\_buffer\_memory\_in\_width | 0 | his property is available on all LLC and ICCC hosts that have an llcs bridge. The number of info bits needed as input to the regfiles in the LLC slave port read reorder buffer. |
| llc\_slave\_port\_rd\_buffer\_memory\_out\_width | 0 | This property is available on all LLC and ICCC hosts that have an llcs bridge. The number of info bits needed as output from the regfiles in the LLC slave port read reorder buffer. |
| llc\_slave\_port2\_rd\_buffer\_memory\_in\_width | 0 | This property is available on all LLC hosts that have an llcs2 bridge. The number of info bits needed as input to the regfiles in the LLC second slave port read reorder buffer. |
| llc\_slave\_port2\_rd\_buffer\_memory\_out\_width | 0 | This property is available on all LLC hosts that have an llcs2 bridge. The number of info bits needed as output from the regfiles in the LLC second slave port read reorder buffer. |
| dau\_aw\_mem\_in\_width | 0 | This property applies to DAU hosts. This property specifies the number of info bits needed as input for write commands to DAU. |
| dau\_aw\_mem\_out\_width | 0 | This property applies to DAU hosts. This property specifies the number of info bits needed as output for write commands to DAU. |
| dau\_w\_mem\_in\_width | 0 | This property applies to DAU hosts. This property specifies the number of info bits needed as input for write data to DAU. |
| dau\_w\_mem\_out\_width | 0 | This property applies to DAU hosts. This property specifies the number of info bits needed as output for write data to DAU. |
| iocb\_master\_port\_rd\_buffer\_memory\_in\_width | 0 | This property applies to IOCB hosts. The number of info bits needed as input to the regfiles in the IOCB master port read buffer. |
| iocb\_master\_port\_rd\_buffer\_memory\_out\_width | 0 | This property applies to IOCB hosts. The number of info bits needed as output from the regfiles in the IOCB master port read buffer. |
| iocb\_slave\_port\_wr\_buffer\_memory\_in\_width | 0 | This property applies to IOCB hosts. The number of info bits needed as input to the regfiles in the IOCB slave port write buffer. |
| iocb\_slave\_port\_wr\_buffer\_memory\_out\_width | 0 | This property applies to IOCB hosts. The number of info bits needed as output from the regfiles in the IOCB slave port write buffer. |
| tunnel\_slv1\_iosf\_sb | no |  |
| llc\_single\_bit\_poison | no | This property specifies if the ICCC should store 1 or 4 poison bits in the data array. |

## Interface Property Changes

None

## Link Property Changes

None

## Router Property Changes

|  |  |  |
| --- | --- | --- |
| **Property Name** | **Default Value** | **Comment** |
| arbitration\_mode | static | This property is used to control the type of arbitration used for the output port of the router. |

## VC Property Changes

None

## CSB Storage Property Changes

None

Intel Corporation

2200 Mission College Blvd,

Santa Clara, CA - 95054.